
Making Waves in the Cloud: A Paradigm Shift for Scientific Computing through Compiler Technology



William S. Moses








William S. Moses^{†§}, Mosè Giordano*, Avik Pal[‡], Gregory Wagner[‡], Ivan R Ivanov, Paul Berg[▽], Johannes Blaschke, Jules Merckx[△], Arpit Jaiswal[♠], Patrick Heimbach[#], Son Vu, Sergio Sanchez-Ramirez[♠], Simone Silvestri, Nora Loose[♠], Ivan Ho, Vimarsh Sathia[†], Jan Hueckelheim[♠], Johannes De Fine Licht, Kevin Gleason[§], Ludovic Rass, Gabriel Baraldi, Dhruv Apte[#], Lorenzo Chelini[♠], Jacques Pienaar[§], Gaetan Lounes, Valentin Churavy, Sri Hari Krishna Narayanan[♠], Navid Constantinou, William R. Magro[§], Michel Schanen[♠], Alexis Montoison[♠], Alan Edelman[‡], Samarth Narang, Tobias Grosser, Keno Fischer[‡], Robert Hundt[§], Albert Cohen[§], Oleksandr Zinenko[§] * UIUC [†], Google [§], UCL *, MIT [‡], NVIDIA [♠], UT Austin [#], [C]Worthy [♠], BSC [♠], Argonne National Laboratory [♠], LBNL [♠], Cambridge [♭], JuliaHub [‡], University of Mainz [‡], BFH [▽], Ghent University [△]


NVIDIA Puts Grace Blackwell on Every Desk and at Every Al Developer's Fingertips

NVIDIA Project DIGITS With New GB10 Superchip Debuts as World's Smallest Al Supercomputer Capable of Running 200B-Parameter Models



NVIDIA Puts Grace Blackwell on Every Desk and at Every Al Developer's Fingertips


NVIDIA Project DIGITS With New GB10 Superchip Debuts as World's Smallest Al Supercomputer Capable of Running 200B-Parameter Models





NVIDIA Puts Grace Blackwell on Every Desk and at Every Al Developer's Fingertips


NVIDIA Project DIGITS With New GB10 Superchip Debuts as World's Smallest Al Supercomputer Capable of Running 200B-Parameter Models






NVIDIA Puts Grace Blackwell on Every Desk and at Every Al Developer's Fingertips

NVIDIA Project DIGITS With New GB10 Superchip Debuts as World's Smallest Al Supercomputer Capable of Running 200B-Parameter Models





NVIDIA Puts Grace Blackwell on Every Desk and at Every Al Developer's Fingertips


NVIDIA Project DIGITS With New GB10 Superchip Debuts as World's Smallest Al Supercomputer Capable of Running 200B-Parameter Models

Elon Musk's xAl is reportedly trying to borrow \$12,000,000,000 for even more Nvidia GPUs, an impulse all PC gamers can truly understand

News By Andy Edser published 23 July 2025

I've checked down the back of the sofa, and I'm not sure I can cover it.

① ② ② ② ② ② ② COmments (2)




the compute power of the world's largest supercomputer – El Capitan – which offers just 1.7 Exaflops per pod. Ironwood delivers the massive parallel processing power necessary for the most demanding Al workloads, such as super large size dense LLM or MoE models with thinking capabilities for training and inference. Each individual chip boasts peak compute of 4,614 TFLOPs. This represents a monumental leap in Al capability. Ironwood's memory and network architecture ensures that the right data is always available to support peak performance at this massive scale.


NVIDIA Puts Grace Blackwell on Every Desk and at Every Al Developer's Fingertips

[1/2] The logo of Meta Platforms' business group is seen in Brussels,

Herman/File Photo Purchase Licensing Rights []


NVIDIA Project DIGITS With New GB10 Superchip Debuts as World's Smallest Al Supercomputer Capable of Running 200B-Parameter Models






Scientists do not write TPU* code

```
__global__
void AddNodeForcesFromElems_kernel( Index_t numNode,
                                    Index_t padded_numNode,
                                    const Int_t* nodeElemCount,
                                    const Int_t* nodeElemStart,
                                    const Index_t* nodeElemCornerList,
                                    const Real_t* fx_elem,
                                    const Real_t* fy_elem,
                                    const Real_t* fz_elem,
                                    Real_t* fx_node,
                                    Real_t* fy_node,
                                    Real_t* fz_node,
                                    const Int_t num_threads)
    int tid=blockDim.x*blockIdx.x+threadIdx.x;
    if (tid < num_threads)</pre>
      Index_t g_i = tid;
      Int_t count=nodeElemCount[g_i];
      Int_t start=nodeElemStart[g_i];
      Real_t fx,fy,fz;
      fx=fy=fz=Real_t(0.0);
      for (int j=0;j<count;j++)</pre>
          Index_t pos=nodeElemCornerList[start+j]; // Uncoalesced access here
          fx += fx_elem[pos];
          fy += fy_elem[pos];
          fz += fz_elem[pos];
      fx_node[g_i]=fx;
      fy_node[g_i]=fy;
      tz_node[g_1]=tz;
```




- Scientists do not write TPU* code
 - BIG (MFEM library alone is 737K LOC)

```
__global__
void AddNodeForcesFromElems_kernel( Index_t numNode,
                                     Index_t padded_numNode,
                                    const Int_t* nodeElemCount,
                                    const Int_t* nodeElemStart,
                                    const Index_t* nodeElemCornerList,
                                    const Real_t* fx_elem,
                                    const Real_t* fy_elem,
                                    const Real_t* fz_elem,
                                    Real_t* fx_node,
                                    Real_t* fy_node,
                                    Real_t* fz_node,
                                    const Int_t num_threads)
    int tid=blockDim.x*blockIdx.x+threadIdx.x;
    if (tid < num_threads)</pre>
      Index_t g_i = tid;
      Int_t count=nodeElemCount[g_i];
      Int_t start=nodeElemStart[g_i];
      Real_t fx,fy,fz;
      fx=fy=fz=Real_t(0.0);
      for (int j=0; j<count; j++)</pre>
          Index_t pos=nodeElemCornerList[start+j]; // Uncoalesced access here
          fx += fx_elem[pos];
          fy += fy_elem[pos];
          fz += fz_elem[pos];
      fx_node[g_i]=fx;
      fy_node[g_i]=fy;
      tz_node[g_1]=tz;
```




- Scientists do not write TPU* code
 - BIG (MFEM library alone is 737K LOC)
 - Templated


```
__global__
void AddNodeForcesFromElems_kernel( Index_t numNode,
                                     Index_t padded_numNode,
                                     const Int_t* nodeElemCount,
                                     const Int_t* nodeElemStart,
                                     const Index_t* nodeElemCornerList,
                                     const Real_t* fx_elem,
                                     const Real_t* fy_elem,
                                     const Real_t* fz_elem,
                                     Real_t* fx_node,
                                     Real_t* fy_node,
                                     Real_t* fz_node,
                                     const Int_t num_threads)
    int tid=blockDim.x*blockIdx.x+threadIdx.x;
    if (tid < num_threads)</pre>
      Index_t g_i = tid;
      Int_t count=nodeElemCount[g_i];
      Int_t start=nodeElemStart[g_i];
      Real_t fx,fy,fz;
      fx=fy=fz=Real_t(0.0);
      for (int j=0; j<count; j++)</pre>
          Index_t pos=nodeElemCornerList[start+j]; // Uncoalesced access here
          fx += fx_elem[pos];
          fy += fy_elem[pos];
          fz += fz_elem[pos];
      fx_node[g_i]=fx;
      fy_node[g_i]=fy;
      tz_node[g_1]=tz;
```



- Scientists do not write TPU* code
 - BIG (MFEM library alone is 737K LOC)
 - Templated
 - Not in Python

```
__global__
void AddNodeForcesFromElems_kernel( Index_t numNode,
                                     Index_t padded_numNode,
                                     const Int_t* nodeElemCount,
                                     const Int_t* nodeElemStart,
                                     const Index_t* nodeElemCornerList,
                                     const Real_t* fx_elem,
                                     const Real_t* fy_elem,
                                     const Real_t* fz_elem,
                                     Real_t* fx_node,
                                     Real_t* fy_node,
                                     Real_t* fz_node,
                                     const Int_t num_threads)
    int tid=blockDim.x*blockIdx.x+threadIdx.x;
    if (tid < num_threads)</pre>
      Index_t g_i = tid;
      Int_t count=nodeElemCount[g_i];
      Int_t start=nodeElemStart[g_i];
      Real_t fx,fy,fz;
      fx=fy=fz=Real_t(0.0);
      for (int j=0; j<count; j++)</pre>
          Index_t pos=nodeElemCornerList[start+j]; // Uncoalesced access here
          fx += fx_elem[pos];
          fy += fy_elem[pos];
          fz += fz_elem[pos];
      fx_node[g_i]=fx;
      fy_node[g_i]=fy;
      tz_node[g_1]=tz;
```






- Scientists do not write TPU* code
 - BIG (MFEM library alone is 737K LOC)
 - Templated
 - Not in Python
 - Sometimes* in CUDA


```
__global__
void AddNodeForcesFromElems_kernel( Index_t numNode,
                                     Index_t padded_numNode,
                                     const Int_t* nodeElemCount,
                                     const Int_t* nodeElemStart,
                                     const Index_t* nodeElemCornerList,
                                     const Real_t* fx_elem,
                                     const Real_t* fy_elem,
                                     const Real_t* fz_elem,
                                     Real_t* fx_node,
                                     Real_t* fy_node,
                                     Real_t* fz_node,
                                     const Int_t num_threads)
    int tid=blockDim.x*blockIdx.x+threadIdx.x;
    if (tid < num_threads)</pre>
      Index_t g_i = tid;
      Int_t count=nodeElemCount[g_i];
      Int_t start=nodeElemStart[g_i];
      Real_t fx,fy,fz;
      fx=fy=fz=Real_t(0.0);
      for (int j=0; j<count; j++)</pre>
          Index_t pos=nodeElemCornerList[start+j]; // Uncoalesced access here
          fx += fx_elem[pos];
          fy += fy_elem[pos];
          fz += fz_elem[pos];
      fx_node[g_i]=fx;
      fy_node[g_i]=fy;
      tz_node[g_1]=tz;
```




































Rewrite it in JAX/PyTorch!



The Exascale Computing Project (ECP)

The ECP ran from 2016–2024 and was the largest software research, development, and deployment project managed to date by the US Department of Energy (DOE). The \$1.8 billion project was a joint effort by the DOE Office of Science and the National Nuclear Security Administration that funded nearly 2,800 multidisciplinary individuals over the lifetime of the project to uplift the high-performance computing community toward capable exascale platforms, software, and application codes. The outcome was the delivery of an exascale computing ecosystem to provide breakthrough solutions that address future challenges in energy assurance, economic competitiveness, healthcare, and scientific discovery, as well as growing security threats. The ECP exascale ecosystem includes DOE mission-critical application codes, the underlying supporting software technologies, and mechanisms for their deployment and integration.

ECP was a grand convergence of advances in modeling and simulation, software tools and libraries, data analytics, machine learning, and artificial intelligence in support of delivering the world's first capable exascale ecosystem.

The payoff is here: exascale computing is revolutionizing nearly every domain of science.

ECP by the Numbers

Created to develop the nation's first capable exascale computing ecosystem, this unprecedented DOE research, development, and deployment project has already made a huge impact on computational science:



2,800 collaborators funded to develop exascale applications, software, and hardware.



Game-changing results in a broad spectrum of science and engineering application areas.



2 different GPU architectures now proven to work with exascale environments.



First and only open-source scientific software stack developed for scalability and available across all HPC platforms, including cloud computing.



The Exascale Computing Project (ECP)

The ECP ran from 2016–2024 and was the largest software research, development, and deployment project managed to date by the US Department of Energy (DOE). The \$1.8 billion project was a joint effort by the DOE Office of Science and the National Nuclear Security Administration that funded nearly 2,800 multidisciplinary individuals over the lifetime of the project to uplift the high-performance computing community toward capable exascale platforms, software, and application codes. The outcome was the delivery of an exascale computing ecosystem to provide breakthrough solutions that address future challenges in energy assurance, economic competitiveness, healthcare, and scientific discovery, as well as growing security threats. The ECP exascale ecosystem includes DOE mission-critical application codes, the underlying supporting software technologies, and mechanisms for their deployment and integration.

ECP was a grand convergence of advances in modeling and simulation, software tools and libraries, data analytics, machine learning, and artificial intelligence in support of delivering the world's first capable exascale ecosystem.

The payoff is here: exascale computing is revolutionizing nearly every domain of science.

ECP by the Numbers

Created to develop the nation's first capable exascale computing ecosystem, this unprecedented DOE research, development, and deployment project has already made a huge impact on computational science:



2,800 collaborators funded to develop exascale applications, software, and hardware.



Game-changing results in a broad spectrum of science and engineering application areas.



2 different GPU architectures now proven to work with exascale environments.




First and only open-source scientific software stack developed for scalability and available across all HPC platforms, including cloud computing.

Looking More Deeply at Scientific Code

```
function stencil_kernel(y, x)
  i = threadIdx().x + (blockIdx().x - 1) * blockDim().x
  if i <= length(x) - 2
    y[i] = x[i] - 2 * x[i + 1] + x[i + 2]
  end
end

function model(...)
  @cuda threads=... blocks=... stencil_kernel(y, x)
  @cuda threads=... blocks=... stencil_kernel(x, y)
end</pre>
```




> 277 such kernels

Looking More Deeply at Scientific Code

```
function stencil_kernel(y, x)
  i = threadIdx().x + (blockIdx().x - 1) * blockDim().x
  if i <= length(x) - 2
    y[i] = x[i] - 2 * x[i + 1] + x[i + 2]
  end
end

function model(...)
  @cuda threads=... blocks=... stencil_kernel(y, x)
  @cuda threads=... blocks=... stencil_kernel(x, y)
end</pre>
```



> 277 such kernels

CUDA to Accelerator IR (StableHLO)

- New framework for raising and optimizing the structure within existing kernels to stablehlo!
- 1) Compile Kernels to LLVM
- · 2) Raise the underlying structure in MLIR
- · 3) Multi-dimensionalize it into tensor operators
- 4) Optimize
- Compiled single-node CUDA version of code to execute on thousands of distributed TPUs and GPUs

```
function stencil_kernel(y, x)
  i = threadIdx().x + (blockIdx().x - 1) * blockDim().x
  if i <= length(x) - 2
    y[i] = x[i] - 2 * x[i+1] + x[i+2]
  end
end

function model(...)
  @cuda threads=... blocks=... stencil_kernel(y, x)
  @cuda threads=... blocks=... stencil_kernel(x, y)
end</pre>
```

Compilation



```
define void @julia_difference_kernel_890({}* %y, {}* %x) {
top:
    %3 = call i32 @llvm.nvvm.read.ptx.sreg.tid.x()
    %4 = add nuw nsw i32 %3, 1
    ...
    br i1 %.not, label %common.ret, label %L31
}
```

Raising



```
func.func @kernel(%y : memref<100xf64>, %x : memref<100xf64>) {
    affine.parallel %arg1 = 0 to 100 {
        %x1 = affine.load %x[%arg1]
        %x2 = affine.load %x[%arg1 + 1]
        ...
        affine.store %sum, %y[%arg1]
    }
}
```

Multi-Dimensionalization



```
%x1 = stablehlo.slice %x[1:98]
%x2 = stablehlo.slice %x[2:99]
%mul = stablehlo.multiply %x2, tensor<2.0>
%add = stablehlo.add %x1, %mu
```

Optimization



res = stablehlo.convolve %x, tensor<[1.0, -4.0, 6.0, -4.0, 1.0]>

GPU Programming via LLVM

- Mainstream compilers do not have a high-level representation of parallelism, making optimization difficult or impossible
- This is accentuated for GPU programs where the kernel is kept in a separate module & synchronization is a barrier to optimization.

```
__global___ void normalize(int *out, int* in, int n) {
   int tid = blockIdx.x;
   if (tid < n)
      out[tid] = in[tid] / sum(in, n);
}

void launch(int *out, int* in, int n) {
   normalize<<<<n>>>(d_out, d_in, n);
}
```

Host Code

Device Code

GPU Programming via MLIR

- Preserve Host & Device code through frontend
 (Clang Plugin for C++, JIT Package for Julia, etc)
- Enables optimization between caller and kernel
- •Enable parallelism-specific optimization

```
__global__ void normalize(int *out, int *in, int n) {
   int tid = blockIdx.x;
   if (tid < n)
      out[tid] = in[tid] / sum(in, n);
}

void launch(int *out, int* in, int n) {
   normalize<<<<n>>>(d_out, d_in, n);
}
```

GPU Programming via MLIR

- Preserve Host & Device code through frontend
 (Clang Plugin for C++, JIT Package for Julia, etc)
- Enables optimization between caller and kernel
- •Enable parallelism-specific optimization

```
__global__ void normalize(int *out, int *in, int n) {
  int tid = blockIdx.x;
  if (tid < n)
    out[tid] = in[tid] / sum(in, n);
}

void launch(int *out, int* in, int n) {
  normalize<<<<n>>>(d_out, d_in, n);
}
```

GPU Programming via MLIR


```
|func @launch(%h_out : memref<?xf32>, %h_in : memref<?xf32>, %n : i64) {
  parallel.for (%gx, %gy, %gz) = (0, 0, 0) to (grid.x, grid.y, grid.z) {
   %shared_val = memref.alloca : memref<f32>
    parallel.for (%tx, %ty, %tz) = (0, 0, 0) to (blk.x, blk.y, blk.z) {
      if %tx == 0 {
         store ..., %shared_val[] : memref<f32>
      polygeist.barrier(%tx, %ty, %tz)
```

- Synchronization (sync_threads) ensures all threads within a block finish executing codeA before executing codeB
- The desired synchronization behavior can be reproduced by defining sync_threads to have the union of the memory semantics of the code before and after the sync.
- This prevents code motion of instructions which require the synchronization for correctness, but permits other code motion (e.g. index computation).

```
codeA(fib(idx));
sync_threads;
codeB(fib(idx));
off = fib(idx);
codeA(off);
sync threads;
codeB(off);
```

- High-level synchronization representation enables new optimizations, like sync elimination.
- A synchronize instruction is not needed if the set of read/writes before the sync don't conflict with the read/writes after the sync.

```
_global__ void bpnn_layerforward(...) {
__shared__ float node[HEIGHT];
__shared__ float weights[HEIGHT][WIDTH];
if ( tx == 0 )
  node[ty] = input[index_in];
// Unnecessary Barrier #1
// None of the read/writes below the sync
// (weights, hidden)
// intersect with the read/writes above the sync
// (node, input)
__syncthreads();
// Unnecessary Store #1
weights[ty][tx] = hidden[index];
syncthreads();
// Unnecessary Load #1
weights[ty][tx] = weights[ty][tx] * node[ty];
```



The state of the s

High-Performance GPU-to-CPU Transpilation and **Optimization via High-Level Parallel Constructs**

Ivan R. Ivanov

ivanov@m.titech.ac.jp

Tokyo Tech

jdoerfert@llnl.gov

United States

MIT CSAIL United States

Johannes Doerfert

jens.domke@riken.jp RIKEN

Oleksandr Zinenko zinenko@google.com

Toshio Endo endo@is.titech.ac.ip Tokvo Tech

While parallelism remains the main source of performance architectural implementations and programming models change with each new hardware generation, often leading to costly application re-engineering. Most tools for performance portability require manual and costly application porting to yet another programming model.

We propose an alternative approach that automatically translates programs written in one programming model (CUDA), into another (CPU threads) based on Polygeist/MLIR. Our approach includes a representation of parallel constructs that allows conventional compiler transformations to apply transparently and without modification and enables parallelism-specific optimizations. We evaluate our framework by transpiling and optimizing the CUDA Rodinia benchmark suite for a multi-core CPU and achieve a 58% geomean speedup over handwritten OpenMP code. Further, we show how CUDA kernels from PyTorch can efficiently run and scale on the CPU-only Supercomputer Fugaku without user intervention. Our PyTorch compatibility layer making use of transpiled CUDA PyTorch kernels outperforms the PyTorch CPU native backend by $2.7 \times$.

CCS Concepts: • Software and its engineering \rightarrow Com- $\textbf{pilers}; \bullet \textbf{Theory of computation} \rightarrow \textbf{Parallel computing}$

Keywords: Polygeist, MLIR, CUDA, Barrier Synchronization ACM Reference Format:

William S. Moses, Ivan R. Ivanov, Jens Domke, Toshio Endo, Johannes Doerfert, and Oleksandr Zinenko. 2023. High-Performance



PPoPP '23, February 25-March 1, 2023, Montreal, QC, Canad © 2023 Copyright held by the owner/author(s) ACM ISBN 979-8-4007-0015-6/23/02 https://doi.org/10.1145/3572848.3577475

lel Constructs. In The 28th ACM SIGPLAN Annual Symposium on Principles and Practice of Parallel Programming (PPoPP '23), February 25-March 1, 2023, Montreal, QC, Canada. ACM, New York, NY, USA, 16 pages. https://doi.org/10.1145/3572848.3577475

Despite x86 CPUs and NVidia GPUs remaining primary platforms for computation, customized and emerging architectures play an important role in the computing landscape. A custom version of an ARM CPU, A64FX, is even used in one of the top supercomputers Fugaku [49] where its high-bandwidth memory is expected to compete with that of GPUs. However, these architectures are often overlooked by efficiency-oriented frameworks and libraries. For example, PyTorch [44] targeting Intel's oneDNN [28] backend expectedly underperforms on ARM due to architecture differences and even Fujitsu's customized oneDNN [20] does not yield competitive performance on some kernels. Such situations call for performance portability.

Many non-library approaches for performance portability have been proposed and include language extensions (e.g., OpenCL [14], OpenACC [26]), parallel programming frameworks (e.g., Kokkos [3]), domain-specific languages (e.g., Spi-RAL [17], Halide [47] or Tensor Comprehensions [64]). All of these approaches still require legacy applications to ported, and sometimes entirely rewritten, due to differences in the language, or the underlying programming model.

We explore an alternative approach based on a fully automated compiler that takes code in one programming model (CUDA) and produces a binary targeting another one (CPU threads). While GPU-to-CPU translation has been explored in the past [9, 23, 58], it was rarely able to produce efficient code. In fact, optimizations for CPUs and even generic compiler transforms, such as common sub-expression elimination or loop-invariant code motion, are hindered by the lack of analyzable representations of parallel constructs inside the compiler [39]. As representations of parallelism within a mainstream compiler have only recently begun to

atior es ne nc el ition ead/ con after

Retargeting and Respecializing GPU Workloads for Performance Portability

Ivan R. Ivanov Kobe, Japan

Oleksandr Zinenko Google DeepMind Paris, France zinenko@google.com

ivanov.i.aa@m.titech.ac.jr Jens Domke RIKEN R-CCS

Toshio Endo Tokyo Institute of Technology Tokyo, Japan

endo@is.titech.ac.jr

William S. Moses University of Illinois Urbana-Champaign Google DeepMind

Abstract—In order to come close to peak performance, accelerators like GPUs require significant architecture-specific tuning that understand the availability of shared memory, parallelism, While the CUDA programming model and syntax have tensor cores, etc. Unfortunately, the pursuit of higher performance and lower costs have led to a significant diversification of the need for performance portability across different GPUs, and instructions. For example, earlier versions of programmable

Kobe, Japan

iens.domke@riken.ip

We propose a new approach to improving performance of (legacy) CUDA programs for modern machines by automatically adjusting the amount of work each parallel thread does, and the amount of memory and register resources it requires. By to also target AMD GPUs by performing automatic translation from CUDA and simultaneously adjust the program granularity

Combined with autotuning assisted by the platform-specific compiler, our approach demonstrates 27% geomean speedup on the Rodinia benchmark suite over baseline CUDA implementation that adapt to different numbers of concurrent threads. But even tion as well as performance parity between similar NVIDIA and AMD GPUs executing the same CUDA program.

I. Introduction

for performance-critical software. Achieving high performance of a different vendor, let alone the often non-trivial engineering on these accelerators requires programmers to effectively effort of porting itself. leverage a peculiar programming model, most often exposed as

In this paper, we propose a compiler-based mechanism to alternative methods to portably program GPUs, including: a of the program including the amount of work performed by high-level block programming model in Triton [1], automatic mapping of C++ code onto GPUs [2], NumPy-style abstractions with varying degree of automated scheduling in JAX [3], TC [4], framework, a pioneer of the GPU programming model, is used in significantly and TVM [5]; many of the performance-critical scientific more applications due to legacy, maintenance, and network effects.

While the CUDA programming model and syntax have remained relatively stable over time, the underlying GPU architecture designs, even from the same vendor. This creates hardware has evolved significantly, adding many new features especially important for programs in a particular programming model with a certain architecture in mind. Even when the and had a limitation of 1024 threads running concurrently program can be seamlessly executed on a different architecture, it may suffer a performance penalty due to it not being sized appropriately to the available hardware resources such as fast and had a limitation of 1024 threads running concurrently on a hardware unit while modern GPUs use "full warps" of 32 and allow up to 2048 threads per hardware unit. Similar nemory and registers, let alone not using newer advanced changes can be observed in the amount of available low-latency memory and registers. This trend is even more important when considering GPUs of a different vendor, like AMD, which operate in "wavefronts" of 64 threads and allow up to 4096 threads per hardware unit.

Even when GPU kernels written in CUDA appear to run on newer NVIDIA GPUs, they may often fail to reach similar utilization as the kernels are incorrectly sized for the target architecture. However, this may be avoided through skillful programs with this flexibility do not permit control of the amount of allocated "shared" memory between several threads in a group or the amount of registers used (which is proportional to the number of threads). Both of these characteristics have a dramatic impact on the overall performance. These sizing Accelerators like GPUs remain the hardware target of choice problems are often amplified when porting a program to a GPU

C++ language extensions such as CUDA for NVIDIA GPUs "resize" GPU programs to a particular architecture. Taking and ROCm for AMD. While the community has developed existing CUDA code, our compiler can control the granularity

¹In spite of various alternatives, like ROCm and SYCL [6], the CUDA

```
void bpnn_layerforward(...) {
   float node[HEIGHT];
d___ float weights[HEIGHT][WIDTH];
ty] = input[index_in];
cessary Barrier #1
of the read/writes below the sync
ights, hidden)
rsect with the read/writes above the sync
de, input)
hreads();
cessary Store #1
[ty][tx] = hidden[index];
```

• 27% speedup on real code, 2.7x on PyTorch cross compilation!

```
__syncthreads();
// Unnecessary Load #1
weights[ty][tx] = weights[ty][tx] * node[ty];
```

- A unified representation of parallelism enables programs in one parallel architecture (e.g. CUDA) to be compiled to another (e.g. historically OpenMP, now TPUs)
- Some backends do not have block synchronization
- Lower a top-level synchronization by distributing the parallel for loop around the sync, and interchanging control flow

```
parallel_for %i = 0 to N {
  codeA(%i);
  sync_threads;
  codeB(%i);
}
```

```
parallel_for %i = 0 to N {
  codeA(%i);
}
parallel_for %i = 0 to N {
  codeB(%i);
}
```


- A unified representation of parallelism enables programs in one parallel architecture (e.g. CUDA) to be compiled to another (e.g. historically OpenMP, now TPUs)
- Some backends do not have block synchronization
- Lower a top-level synchronization by distributing the parallel for loop around the sync, and interchanging control flow

```
parallel_for %i = 0 to N {
    for %j = ... {
        codeB1(%i, %j);
        sync_threads;
        codeB2(%i, %j);
    }
}
```





```
for %j = ... {
   parallel_for %i = 0 to N {
      codeB1(%i, %j);
      sync_threads;
      codeB2(%i, %j);
   }
}
```

LLVM to StableHLO



LLVM to StableHLO





- Represent *permissive, device-agnostic parallelism*
 - Legal to re-order and interchange instructions
 - One execution (lock-step), runs all of A1, then all of A2, etc
 - Lets us form efficient tensor (stablehlo) versions of kernels

```
parallel.for (%tx, %ty, %tz) = (0,0,0) to (5,7,9)
   %A1 = load x[%tx, %ty, %tz]
   %A2 = sin(%A1)
   store y[\%tx, \%ty, \%tz] = \%A2
```

- Represent *permissive, device-agnostic parallelism*
 - Legal to re-order and interchange instructions
 - One execution (lock-step), runs all of A1, then all of A2, etc
 - Lets us form efficient tensor (stablehlo) versions of kernels

```
%A1 = stablehlo.slice %x[0:5, 0:7, 0:9]
parallel.for (%tx, %ty, %tz) = (0,0,0) to (5,7,9){
   %A2 = sin(%A1)
   store y[\%tx, \%ty, \%tz] = \%A2
```

- Represent *permissive, device-agnostic parallelism*
 - Legal to re-order and interchange instructions
 - One execution (lock-step), runs all of A1, then all of A2, etc
 - Lets us form efficient tensor (stablehlo) versions of kernels

```
|\%A1| = stablehlo.slice \%x[0:5, 0:7, 0:9]
%A2 = stablehlo.sine %A1
parallel.for (%tx, %ty, %tz) = (0,0,0) to (5,7,9)
   store y[\%tx, \%ty, \%tz] = \%A2
```


- Represent *permissive, device-agnostic parallelism*
 - Legal to re-order and interchange instructions
 - One execution (lock-step), runs all of A1, then all of A2, etc
 - Lets us form efficient tensor (stablehlo) versions of kernels

```
|%A1 = stablehlo.slice %x[0:5, 0:7, 0:9]
%A2 = stablehlo.sine %A1
|%Y2 = stablehlo.dynamic_update_slice
                     %Y[0:5, 0:7, 0:9], %A2
parallel.for (%tx, %ty, %tz) = (0,0,0) to (5,7,9){
```

StableHLO ... to better StableHLO

- The direct vectorization of the code works, but may not be efficient.
- We will lost the convolution!
- Perform tensor-level optimizations on stablehlo to recover and optimize higher-level structures

```
%x1 = stablehlo.slice %x[1:98]
%x2 = stablehlo.slice %x[2:99]
%mul = stablehlo.multiply %x2, tensor<2.0>
%add = stablehlo.add %x1, %mu
...
```



```
%y = stablehlo.convolve %x, tensor<[1.0, -2.0, 1.0]>
%z = stablehlo.convolve %y, tensor<[1.0, -2.0, 1.0]>
```



```
%z = stablehlo.convolve %x, tensor<[1.0, -4.0, 6.0, -4.0, 1.0]>
```

StableHLO ... to better StableHLO

- The direct vectorization of the code works, but may not be efficient.
- We will lost the convolution!

Mind the Abstraction Gap: Bringing Equality Saturation to Real-World ML Compilers

ARYA VOHRA*, University of Chicago, USA
LEO SEOJUN LEE*, University of Oxford, UK
JAKUB BACHURSKI, University of Cambridge, UK
OLEKSANDR ZINENKO, Brium, France
PHITCHAYA MANGPO PHOTHILIMTHANA, OpenAI, USA
ALBERT COHEN, Google, France
WILLIAM S. MOSES, UIUC, USA

Machine learning (ML) compilers rely on graph-level transformations to enhance the runtime performance of ML models. However, performing local transformations on individual operations can create effects far beyond the location of the rewrite. In particular, a local rewrite can change the profitability or legality of hard-to-predict downstream transformations, particularly regarding data layout, parallelization, fine-grained scheduling, and memory management. As a result, program transformations are often driven by manually-tuned compiler heuristics, which are quickly rendered obsolete by new hardware and model architectures.

Instead of hand-written local heuristics, we propose the use of equality saturation. We replace such heuristics with a more robust *global* performance model, which accounts for downstream transformations. Equality saturation addresses the challenge of local optimizations inadvertently constraining or negating the benefits of subsequent transformations, thereby providing a solution that is inherently adaptable to newer workloads. While this approach still requires a global performance model to evaluate the profitability of transformations, it holds significant promise for increased automation and adaptability.

This paper addresses challenges in applying equality saturation on real-world ML compute graphs and state-of-the-art hardware. By doing so, we present an improved method for discovering effective compositions of graph optimizations. We study different cost modeling approaches to deal with fusion and layout optimization, and tackle scalability issues that arise from considering a very wide range of algebraic optimizations. We design an equality saturation pass for the XLA compiler, with an implementation in C++ and Rust. We demonstrate an average speedup of 3.45% over XLA's optimization flow across our benchmark suite on various CPU and GPU platforms, with a maximum speedup of 56.26% for NasRNN on CPU.

ACM Reference Format

 ${}^{\star}\mathrm{These}$ authors contributed equally.

Authors' addresses: Arya Vohra, aryavohra@uchicago.edu, University of Chicago, USA; Leo Seojun Lee, seojun.lee@oriel.ox. ac.uk, University of Oxford, UK; Jakub Bachurski, kbachurski@gmail.com, University of Cambridge, UK; Oleksandr Zinenko, alex@brium.ai, Brium, France; Phitchaya Mangpo Phothilimthana, , OpenAI, USA; Albert Cohen, albertcohen@google.com, Google, France; William S. Moses, wsmoses@illinois.edu, UIUC, USA.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.

© 2025 Association for Computing Machinery. XXXX-XXXX/2025/8-ART \$15.00

https://doi.org/10.1145/nnnnnnn.nnnnnn

el optimizations ver and el structures

56% speedup on JaX ML workloads

```
%x1 = stablehlo.slice %x[1:98]
%x2 = stablehlo.slice %x[2:99]
%mul = stablehlo.multiply %x2, tensor<2.0>
%add = stablehlo.add %x1, %mu
...
```




```
%y = stablehlo.convolve %x, tensor<[1.0, -2.0, 1.0]>
%z = stablehlo.convolve %y, tensor<[1.0, -2.0, 1.0]>
```



```
%z = stablehlo.convolve %x, tensor<[1.0, -4.0, 6.0, -4.0, 1.0]>
```

CUDA to Accelerator IR (StableHLO)



```
function stencil_kernel(y, x)
  i = threadIdx().x + (blockIdx().x - 1) * blockDim().x
  if i <= length(x) - 2
    y[i] = x[i] - 2 * x[i+1] + x[i+2]
  end
end

function model(...)
  @cuda threads=... blocks=... stencil_kernel(y, x)
  @cuda threads=... blocks=... stencil_kernel(x, y)
end</pre>
```

Compilation



```
define void @julia_difference_kernel_890({}* %y, {}* %x) {
top:
    %3 = call i32 @llvm.nvvm.read.ptx.sreg.tid.x()
    %4 = add nuw nsw i32 %3, 1
    ...
    br i1 %.not, label %common.ret, label %L31
}
```

Raising



```
func.func @kernel(%y : memref<100xf64>, %x : memref<100xf64>) {
   affine.parallel %arg1 = 0 to 100 {
     %x1 = affine.load %x[%arg1]
     %x2 = affine.load %x[%arg1 + 1]
     ...
     affine.store %sum, %y[%arg1]
   }
}
```

Multi-Dimensionalization



```
%x1 = stablehlo.slice %x[1:98]
%x2 = stablehlo.slice %x[2:99]
%mul = stablehlo.multiply %x2, tensor<2.0>
%add = stablehlo.add %x1, %mu
```


Optimization



res = stablehlo.convolve %x, tensor<[1.0, -4.0, 6.0, -4.0, 1.0]>

Performance Results

- Successfully ran single-node Oceanangians.jl on thousands of distributed accelerators
 - Perlmutter (1536 nodes x 4 NVIDIA A100 GPUs)
 - 1,679 Google TPUs v6e (918 TFLOPS each)
- Communication optimizations were key
- Good Single-Node Perf (CPU)
 - Vanilla Model: 272.0seconds
 - Tensor Optims: 11.5seconds



Operation	Percent of Execution
Concatenate	39.04%
Reduce-Window	35.01%
Loop-Fusion 1	19.71%
Data Formatting	2.89%
Slice	1.59%
X64Combine	0.88%
Collective-Permute	0.48%

Table 1: Breakdown of TPU execution time by operation type, on a single node 4-TPU machine.

Conclusions

- Computing hardware is increasingly moving to domain-specific accelerators, leaving existing scientific workloads in the dust
- New tool to extract the existing accelerator-friendly tensor operators written in existing parallel code and run them on distributed accelerators
- Opens the door for moving workloads to where you want to run them, without needing to re-engineer them
- Works generically on LLVM code, with explicit frontends for C++ (github.com/ EnzymeAD/Reactant) and Julia (github.com/EnzymeAD/Reactant.jl)

