Reverse-Mode Automatic Differentiation and Optimization of GPU Kernels via Enzyme

William S. Moses*, Valentin Churavy*, Ludger Paehler§, Jan Hückelheim†, Sri Hari Krishna Narayanan†, Michel Schanen†, Johannes Doerfert†
{wmoses,vchuravy}@mit.edu, ludger.paehler@tum.de, {jhuckelheim,snarayan,mschanen,jdoerfert}@anl.gov
MIT CSAIL*, Technical University of Munich§, Argonne National Laboratory†

ABSTRACT
Computing derivatives is key to many algorithms in scientific computing and machine learning such as optimization, uncertainty quantification, and stability analysis. Enzyme is a LLVM compiler plugin that performs reverse-mode automatic differentiation (AD) and thus generates high performance gradients of programs in languages including C/C++, Fortran, Julia, and Rust. Prior to this work, Enzyme and other AD tools were not capable of generating gradients of GPU kernels. Our paper presents a combination of novel techniques that make Enzyme the first freely automatic reverse-mode AD tool to generate gradients of GPU kernels. Since unlike other tools Enzyme performs automatic differentiation within a general-purpose compiler, we are able to introduce several novel GPU and AD-specific optimizations. To show the generality and efficiency of our approach, we compute gradients of five GPU-based HPC applications, executed on NVIDIA and AMD GPUs. All benchmarks run within an order of magnitude of the original program’s execution time. Without GPU and AD-specific optimizations, gradients of GPU kernels either fail to run from a lack of resources or have infeasible overhead. Finally, we demonstrate that increasing the problem size by either increasing the number of threads or increasing the work per thread, does not substantially impact the overhead from differentiation.

CCS CONCEPTS
• Mathematics of computing → Automatic differentiation;
• Software and its engineering → Source code generation;
• Theory of computation → Parallel computing models; Shared memory algorithms;
• Computing methodologies → Machine learning.

KEYWORDS
Automatic Differentiation, AD, CUDA, ROCm, GPU, LLVM, HPC

void init(double* ar, int N, double val) {
    parallel_for(int i=0; i<N; i++) { // Concurrent reads of val
        ar[i] = val;
    }
}

double gradient_init(double* ar, double* d_ar,
    int N, double val) {
    double d_val = 0.0;
    parallel_for(int i=0; i<N; i++)
        d_ar[i] = val;
    parallel_for(int i=0; i<N; i++) { // Concurrent writes to d_val
        d_val += d_ar[i];
        d_ar[i] = 0.0;
    }
    return d_val;
}

Figure 1: A parallel initialize function (top) with a naive reverse mode AD gradient function (bottom) that does not take the parallelism into account. Consequently, the concurrent read of the variable val causes a race in the reverse-mode gradient computation.

1 INTRODUCTION
Automatic differentiation (AD) provides an accurate way of computing derivatives of mathematical functions that are implemented in computer programs. Gradients (or adjoints), a special case of derivatives for functions with one output and many inputs, have applications in optimization [19], uncertainty quantification [21], inverse design, stability analysis, and machine learning [40]. Reverse-mode AD has been the tool of choice to compute these gradients for large applications with many input parameters.

As the research community has been continuously pushing the boundary of the size of problems they want to solve, large-scale applications have had to leverage the latest in high-performance computing including distributed computation, parallelism, and accelerators. For many machine learning and scientific computing applications, this means relying on kernels that are highly optimized for graphics processing units (GPUs).

While considerable effort has been expended to compute gradients of MPI and OpenMP programs (see Sec 2 for related work),
no AD tool has been presented to date that can compute gradients of CUDA or ROCm (AMD) kernels. The cause rests with both the GPU’s parallelism and its complex performance characteristics. The biggest issue for both performance and correctness is due to the implied computational flow reversal of reverse-mode AD; every read becomes a write in the adjoint computation and vice versa. Consider the program at the top of Figure 1. It contains a simple parallel for loop that reads from the same variable \( v_a \) in all threads and sets each index of the output array \( a_r \) to that value. Since all threads read the same value, there is a concurrent read access on \( v_a \), which does not impact the final result. Computing the gradient function of this program (i.e. the derivative of the input \( v_a \)), one must accumulate all of the partial derivatives of \( v_a \) generated by uses in the outputs. Such an action unfortunately leads to a write race on the gradient \( d_v_a \), which may be updated by multiple threads at the same time. Special care must be taken to avoid undefined behavior and ensure the correctness of the gradient computation while preserving as much of its parallelism as possible.

GPUs often have relatively small amounts of memory per thread. Moreover, the memory of GPUs commonly has complex performance characteristics, with global memory being slow but large, shared memory being fast but small, and the use of certain types of memory preventing the simultaneous use of large thread counts. Potential remedies involve either sacrificing generality, by rewriting HPC applications in a differentiable domain-specific language (DSL), or resorting to approaches such as numerical differentiation.

To leverage the potential performance benefits of reverse-mode AD without sacrificing generality, one requires a tool that is capable of both handling the complex performance characteristics of GPU architectures and generating code that maintains the correctness of the gradient without sacrificing the inherent parallelism of the original program. Unlike many other tools, Enzyme\footnote{https://enzyme.mit.edu} performs AD alongside the traditional optimization pipeline by performing differentiation within the LLVM compiler \cite{38}. Thus, we can leverage existing code transformation infrastructure to build the requisite analyses and transformations for maintaining the correctness and performance of the corresponding gradient kernel. Furthermore, LLVM provides frontends for most commonly used languages including C/C++, Fortran, Julia, Rust, Swift, and TensorFlow backends for different hardware architectures including CPU, NVIDIA GPUs \cite{31, 48, 61}, and AMD GPUs, allowing us to build reverse-mode AD for multiple languages and architectures.

Overall, our paper makes the following contributions:

• An algorithm for correctly generating gradients of GPU kernels and a corresponding proof sketch of correctness
• An extension to the Enzyme AD engine for LLVM that can generate gradients for GPU kernels written in either CUDA (NVIDIA) or ROCm (AMD)
• A collection of optimization passes for Enzyme/LLVM that allow generated GPU gradients to run efficiently on modern hardware
• A study demonstrating, for the first time, the feasibility of reverse-mode automatic differentiation of GPU kernels through the use of GPU and AD-specific optimizations (caching and recomputation).

2 RELATED WORK

AD tools that differentiate programs at runtime are often relatively straightforward to develop using, for example, operator overloading in C++ \cite{6, 26, 30, 39, 59}. Unfortunately, in reverse mode, they generally produce a large tape to store operations and intermediate values for subsequent reverse differentiation, which causes challenges with their memory footprint in real-world applications. A more efficient, but more challenging type of AD uses a compile-time transformation to translate the source code for a given function evaluation into the derivative function evaluation. Several such tools have been developed for Fortran and C including ADIFOR \cite{11}, Tapenade \cite{29}, TAF \cite{22}, OpenAD \cite{58}, ADIC \cite{12}, and ADIC2 \cite{43}. Unlike these tools, Enzyme is based on the LLVM compiler instead of an AD-specific framework and emits gradient programs in LLVM IR instead of the original source language. This approach allows Enzyme to benefit from the language support, optimizations, and maturity of the LLVM platform.

For differentiating codes running in distributed-memory environments, libraries such as the Adjoinable MPI library have been developed that reverse the nonblocking communication patterns in the original code \cite{17, 57}. Other studies have presented reverse-mode AD for OpenMP codes \cite{10, 15, 16, 20, 34, 35} or hybrid OpenMP/MPI codes \cite{23}. Some studies \cite{10, 23} have identified that reverse-mode AD creates potential write races on multicores CPU programs and suggest atomic updates or privatization as solutions.

Derivatives can be computed on GPUs for programs written in certain domain-specific languages (DSLs) such as PyTorch \cite{45}, Halide \cite{46}, TensorFlow \cite{1}, or JAX \cite{14}. The AD approach used in these languages uses the structure of, and high-level knowledge about, programs that can be written in those DSLs and does not easily generalize to arbitrary programs written in a general-purpose language such as C or CUDA. Previous works have discussed AD or symbolic differentiation for programs that call CUDA kernels \cite{24, 25}. Such works, however, do not present differentiation of the kernels themselves or else use the forward mode of AD \cite{13, 47}.

3 AUTOMATIC DIFFERENTIATION

This section provides a brief summary of automatic differentiation concepts that are relevant to this work. For a more thorough introduction, we refer to \cite{28, 41, 44}.

AD takes as its input a computer program \( P \) that implements a mathematical function and produces a new program that computes the derivative, or gradient, of that function. AD tools are able to produce such a derivative by examining the individual instructions of \( P \) (such as add or mul) and generating the corresponding partial derivatives of the instructions. By applying the chain rule of calculus, they then compute the derivative of the entire program by accumulating the partial derivatives all instructions of \( P \). Any order of accumulating these derivatives is correct, but the order affects the efficiency, ease of implementation, and memory usage. Two particular strategies have become popular.

**Forward or tangent mode** combines the derivatives of instructions in the order in which the original instructions are evaluated, resulting in the propagation of derivatives from an instruction’s input(s) to its output. Consider the instruction \( v = f(w, u) \). The
derivative of its output, $\hat{v}$, can be evaluated by computing

$$\hat{v} = \frac{df}{dw} \hat{w} + \frac{df}{du} \hat{u}.$$ 

For the overall program, the derivative of all outputs $z_0, \ldots, z_m$ with respect to one of its inputs $x$ can thus be computed by setting $\hat{x} = 1$ at the start of the program, and reading the final value of the differential or shadow $z_0, \ldots, z_m$ at the end of the program. Computing the derivative with respect to multiple inputs requires a forward mode evaluation for every input. This is also true for numeric differentiation or finite differences, where a separate evaluation with a small perturbation for each input variable is required. Numeric differentiation has the added disadvantage of being less accurate, and requiring the choice of a step size.

**Reverse or adjoint mode** combines the derivative of instructions in a reverse pass, which computes the derivative or adjoint of the instructions in the reverse order of the program, and propagates them from an instruction’s outputs to its inputs. Considering the same instruction $v = f(w, u)$, the derivative of inputs $\hat{w}, \hat{u}$ can be evaluated by computing\(^2\)

$$\hat{w} + \frac{df}{dw} \hat{v}; \quad \hat{u} + \frac{df}{du} \hat{v}; \quad \hat{v} = 0.$$

The derivative of output $z$ with respect to any input $x$ can then be computed by setting $\hat{x} = 1$ prior to evaluating all the partial derivatives, then reading the final value of the shadow input $\hat{x}$. This allows a single evaluation of reverse mode to compute the gradient (derivative of output with respect to all inputs) in a single evaluation. Evaluating the derivative with respect to multiple outputs, however, requires an evaluation per output. In practice, programs with a large number of inputs, but few outputs (e.g., a loss function) dominate both scientific and machine learning use cases. Since reverse mode can compute derivatives in this case asymptotically faster than other methods, our work focuses entirely on reverse-mode AD.

Despite its attractiveness for practical applications, reverse mode AD is not without challenges, two of which are particularly relevant for this work. First, for a nonlinear instruction (such as $x^2$), one requires the original input to compute the derivative (in this case $2x$). While this is true for both forward and reverse modes, it is a challenge during the reverse pass. To provide the necessary inputs, the AD tool must evaluate all original instructions in an augmented forward pass and cache the required intermediate values (potentially causing a large memory footprint), or store only selected intermediate variables from which others can be recomputed (trading some memory for additional computation). Our work addresses analysis strategies to reduce the amount of storage needed, but does not address recomputation strategies, which are an active research subject on their own [5, 27, 60] and are beyond the scope of this work. Second, since the derivative evaluation occurs in a different order than the original program, parallelization strategies that are correct for the original program may not be correct for the derivative program, and special care needs to be taken to avoid data races. This and other challenges are addressed in Section 4.

The reverse mode of automatic differentiation is closely related to the backpropagation algorithm for neural networks, and both have been implemented in DSLs such as PyTorch [45], TensorFlow [2], and others [18, 32, 37, 53]. These DSLs do not differentiate compute kernels directly, but expose high-level operations such as matrix multiply, and provide existing superoptimized GPU kernels for both the original function and its derivative. This approach is very effective for programs that can be written within these DSLs. For existing HPC applications or those that do not easily map to a DSL, this is unfortunately not an option. For this reason, there continues to be a need for AD tools such as Enzyme that can differentiate programs written in general purpose languages.

## 4 REVERSE-MODE AD FOR GPU KERNELS

Enzyme performs reverse-mode automatic differentiation over the LLVM intermediate representation (LLVM-IR). Since Enzyme is tightly integrated within the LLVM pipeline, it can differentiate any programming language with an LLVM frontend and can target any architecture that has an LLVM backend. Most importantly, this alleviates the need for DSLs or language restrictions to apply AD to code. Prior to this work, GPU kernels could not be differentiated in reverse mode without being rewritten in an explicitly differentiable DSL (e.g., PyTorch). To differentiate GPU kernels, we extend Enzyme to handle shared-memory accesses, avoid data races in the presence of concurrent reads in the primal, differentiate parallel control flow (e.g., `sync_threads`), and differentiate GPU-specific intrinsic functions (e.g., the LLVM-IR representation of the CUDA thread identifier `threadIdx.x`).

Enzyme first performs an activity analysis [9], which deduces what instructions and values in the function could impact the resulting gradient computation. For every active value, Enzyme creates a corresponding shadow memory location, which is used to store intermediate derivative values. For active function arguments, Enzyme expects the callee of the gradient function to pass in the shadow of each argument (see Section 4.4). We refer to prior work [41] for a more detailed explanation of Enzyme on serial programs. Here, we will focus on our contribution of synthesizing

### Memory load

```
%res = load %ptr
```

### Memory store

```
store %ptr = %val
```

### Reverse memory load

```
%tmp = load %d_ptr
store %d_res = 0
atomic %d_ptr += %tmp
```

### Reverse memory store

```
%tmp = load %d_ptr
store %d_ptr = 0
load/store %d_val += %tmp
```

**Figure 2:** Rules for memory operations. Shadow registers $d_{\text{res}}$ and $d_{\text{val}}$ thread-local since they shadow thread-local registers. There is no risk of racing on thread-local data and no special handling required. Both $ptr$ and shadow $d_{\text{ptr}}$ might be raced on and require atomics in the adjoint of the load. If $ptr$ (and consequently $d_{\text{ptr}}$) is proven to be thread-local or have constant memory, the atomic update can be replaced with a serial update or reduction, respectively.
gradient functions for GPU kernels and the necessary changes and improvements to Enzyme.

### 4.1 GPU Memory-Aware Gradient Synthesis

<table>
<thead>
<tr>
<th>Case 1</th>
<th>Case 2</th>
<th>Case 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>A: store %ptr barrier</td>
<td>A: store %ptr barrier</td>
<td>A: load %ptr barrier</td>
</tr>
<tr>
<td>B: store %ptr</td>
<td>B: load %ptr</td>
<td>B: store %ptr</td>
</tr>
</tbody>
</table>

**Gradient Case 1**

\[
\nabla \mathbf{A}: \quad \text{load } \%d\_\text{ptr} \\
\text{store } \%d\_\text{ptr} = 0 \\
\text{barrier} \\
\n\nabla \mathbf{B}: \\
\text{atomicAdd } d\_\text{ptr} \\
\text{store } d\_\text{ptr} = 0 \\
\text{barrier} \\
\]

**Gradient Case 2**

\[
\nabla \mathbf{B}: \\
\text{atomicAdd } d\_\text{ptr} \\
\text{store } d\_\text{ptr} = 0 \\
\text{barrier} \\
\]

**Gradient Case 3**

\[
\nabla \mathbf{B}: \\
\text{load } \%d\_\text{ptr} \\
\text{store } \%d\_\text{ptr} = 0 \\
\text{barrier} \\
\text{atomicAdd } \%d\_\text{ptr} \\
\]

Figure 3: Illustrations for the case analysis of the barrier instruction adjacent definition.

The most challenging aspect of generating fast and correct gradient code from parallel code is reasoning about memory operations, especially on the different memory types of the GPU. Both NVIDIA and AMD GPUs have thread-local, shared (block-local), and global memory, as well as constant memory that cannot change during the execution of a kernel. We define rules for synthesizing correct gradients according to which kind of memory is accessed. We define the shadow of constant memory to be global memory, to ensure that the reverse pass is able to write the corresponding gradient to the shadow. Our approach requires that the primal code is determinacy race-free. Thus, we assume the appropriate use of atomic accesses and barriers (see Section 4.2).

Memory that is known to be thread-local cannot be accessed concurrently by multiple threads and is therefore equivalent to memory in serial AD. The gradient computation can access and update non-atomically without introducing a race.

In contrast, global and shared memory can be accessed concurrently by multiple threads in the primal. In the gradient computation, this can cause concurrent write accesses, and thus races, if the updates are performed non-atomically (see Figure 1). The generic solution is to perform all accesses and updates in the reverse pass atomically. Such an approach, however, has severe performance downsides. Instead, we translate loads and stores of global- and shared-memory locations according to the rules displayed in Figure 2. That is, locations that are accessible by other threads are accessed atomically, while thread-local locations such as the thread-local shadow locations are accessed non-atomically. Further, we identify the special case where all threads in a block load from the same memory location in shared memory. In this case we employ an efficient block-level reduction computation that uses synchronous warp shuffle operations instead of atomic accesses.

#### 4.2 Adjoints of Barriers

In GPU programming, barriers (e.g., `sync_threads` in CUDA) can synchronize the execution of threads within a warp or block. This is especially important in the presence of shared memory because it allows threads to communicate efficiently without memory races. We define the adjoint of barrier calls to be another barrier at the corresponding location in the reverse pass and show that this is sufficient by case analysis.

Given two consecutive code blocks A and B, separated by a barrier, that write or read the same memory location, the barrier provides four distinct memory guarantees:

1. All stores in A must complete prior to a load in B.
2. All stores in A must complete prior to a load in B.
3. All loads in A must complete prior to a store in B.
4. All loads in A must complete prior to a load in B.

Figure 3 shows minimal examples for cases 1–3; all four cases are discussed in the following.

**Case 1: Store, Barrier, Store** In the primal, the store in B will clobber the store in A, causing subsequent loads to see the value stored in B. As a result, we must ensure that the gradient will increment only the derivative of the value stored in B and not the value stored in A. The barrier in the reverse pass ensures that only \( \nabla B \) could read a nonzero adjoint from \( d\_\text{ptr} \), as desired.

**Case 2: Store, Barrier, Load** For the reverse code to be correct we require the load of \( d\_\text{ptr} \), which is the adjoint of the primal load, to happen after all \texttt{atomicAdd} operations, which are the results of the primal store. The barrier in the reverse pass is sufficient to guarantee that ordering.

**Case 3: Load, Barrier, Store** We require that all of the stores of \( d\_\text{ptr} \), which are caused by the primal load, complete prior to any \texttt{atomicAdd}, which is the adjoint of the primal store. The barrier in the reverse pass will ensure this. Note that there cannot be a race in \( \nabla B \) because that would require a preexisting race in B, which is violating our precondition.

**Case 4: Load, Barrier, Load** In the case of a barrier between two loads, the barrier operation is superfluous and can be removed with no change in semantics. Therefore, no extra considerations are needed.

#### 4.3 GPU Intrinsics and Shared-Memory Allocations

The gradient is independent of most GPU-specific built-ins and intrinsics (e.g., `threadIdx.x`) since they are known to LLVM to be pure, that is, independent of memory. Furthermore, most intrinsics are inactive and can consequently be recomputed without special handling by Enzyme. Exceptions include barriers and special memory accesses (e.g., tensor core or atomic memory operations). The former is described in Section 4.2, and the latter can be implemented in a manner similar to traditional memory operations.

Shared-memory allocations require explicit handling to provide adjoint locations, also allocated in shared memory, that act as shadows. In LLVM-IR, a shared-memory allocation is represented as a global value with an explicit address space that is effectively uninitialized at kernel launch time. Therefore, in addition to the shadow allocation, we generate initialization code that is executed at the very beginning of differentiated kernels.
A high-level representation of the synthesized gradient enzyme would generate is shown as LLVM-IR that can be targeted by various languages and parallel programming models.

Figure 4: A simple GPU function, inner, that is differentiated by Enzyme within the CUDA kernel gradient_kernel (top). A high-level representation of the synthesized gradient Enzyme would generate is shown as gradient_inner (bottom). The call to _enzyme_autodiff is replaced by a call to the newly generated derivative function.

4.4 Usage

Enzyme is available as a plugin for the LLVM "core" compiler component. When Enzyme is loaded into compilers such as Clang, an optimization pass is enabled that acts on calls to the _enzyme_autodiff function. The first argument to this function is the primal that is differentiated, followed by the primal arguments interleaved with shadow locations for pointers. For usage within CUDA, one calls _enzyme_autodiff from inside a device kernel that is launched through the normal CUDA API. Figure 4 shows how the GPU function inner is differentiated and how the synthesized gradient, gradient_inner, looks conceptually.

5 OPTIMIZATIONS

GPU architectures feature multiple kinds of memory that differ in their access latency, visibility, and size. While registers and shared memory are much faster than global memory, they are limited resources on GPUs and are allocated for a kernel at launch time. If a kernel requests a large number of registers or a large shared-memory allocation, the effective available parallelism (occupancy) of the kernel is lowered to fulfill the request. This can become a bottleneck for applications since a major benefit of using GPUs is their high throughput offered by plentiful parallelism. To achieve good performance, Enzyme must consequently consider trade-offs between using slower global memory or increasing the use of registers and shared memory, which may result in fewer kernel instances being run simultaneously.

Like all reverse-mode AD tools, Enzyme may need to preserve values generated in the forward pass for use in the reverse. If a value is available in the reverse pass, for example, if the memory that holds it was not overwritten, Enzyme will simply use it. When a memory location holding a value required for the reverse pass is modified, however, Enzyme must ensure that the value is preserved, or cached, an action that inevitably requires additional storage.

While it is generally beneficial to reduce the amount of memory used to cache values, doing so is especially important for GPU execution. In general, the number of memory locations that need to be cached is not known at compile time. Consequently, Enzyme has to cache values in thread-local storage, allocated through the global allocation function malloc. In CUDA, malloc is backed by global memory and cached in the L1 cache. Global memory is substantially slower to access than registers or shared memory, which is why cache use can dramatically increase the kernel runtime. Moreover, excessive caching can require more than the available GPU heap memory and prevent the program from being run at all. Since memory size and bandwidth are the primary bottlenecks, most of our optimizations aim to minimize global memory accesses. Our experimental results in Section 6 demonstrate that significant GPU-specific and AD-specific optimizations are necessary to run the reverse pass in a reasonable time. Below, we briefly explain the most important optimizations that we use for this work.

Alias Analysis. Alias analysis [4, Ch. 12] is fundamental to Enzyme’s ability to determine whether an instruction can be recomputed or must be cached. Instructions that do not access memory are trivially recomputable. For instructions that read memory, Enzyme uses LLVM’s alias analysis pipeline to determine whether the value is overwritten before it is required in the reverse pass. Depending on the quality of available alias information, for example, from types and restrict qualifiers, this can reduce the number of cached values significantly. However, if there are potentially aliasing pointers (e.g. two plain pointer arguments), Enzyme is required to assume that writes to one might modify any element read through the other. In the worst case, this uncertainty can force Enzyme to cache all read accesses of a constant input array.

In our analysis, we found that common math functions, such as cos, are seen as being able to write to any global memory and thus potentially overwrite most memory locations. LLVM models __libm implementations of these functions as writeonly because they can set the global errno variable, assuming the user does not explicitly disable this potential side effect. The situation is different for CUDA code since there is no __libm available. Instead, Clang will effectively map all available math functions onto respective CUDA builtin functions, for example, __nv_cos. Since the LLVM analyses and optimizations are not aware of these CUDA-specific functions, they are conservatively assumed to read and write arbitrary memory. For the sake of Enzyme’s cache, we allow alias analysis to assume that common math functions do not act as barriers to recomputation.
of common sub-expression elimination. Consider two loops that
run over the same memory, as shown in Figure 5(a). The array is overwritten outside of the loop nest. Enzyme would require caching a value for every execution of the loop, as shown in (b) and using $\Theta(1)$ memory. Using the cache LICM optimization, the cache could be hoisted outside the loop as shown in (c), requiring only $\Theta(1)$ memory.

Another significant barrier to performance is the aliasing behavior of sync_threads. In order to correct for multi-threaded GPU programs, LLVM's aliasing properties of architecture-specific barrier intrinsics assume that barrier can read and write to most memory locations. For the same reasons as above, this assumption forces Enzyme to unnecessarily cache values. We extend Enzyme to define a barrier instruction $S$ as having the aliasing behavior of all instructions that precede $S$ until it reaches another barrier or the start of the kernel being differentiated.

Loop-Invariant Cache. Enzyme caches the results of individual instructions rather than memory ranges. This approach can be more efficient for general programs, especially if memory access patterns are sparse. This can be problematic, however, in cases where many instructions load from the same piece of memory that must be cached. Enzyme relies on LLVM-based optimizations such as common sub-expression elimination (CSE) and loop-invariant-code-motion (LICM) [42, Sec. 13.2] to remove such equivalent accesses in the original program and subsequently prevent unnecessary caching. In several cases, however, the LLVM optimizations may not be legal, or even beneficial for the original code, but would otherwise result in a large amount of unnecessary caching.

For example, consider the program shown in Figure 5(a). The load cannot be optimized by LICM since it depends on the innermost iteration variable $j$. If the load is required for a reverse-pass computation, Enzyme must cache every result of the load as shown in Figure 5(b), resulting in an $\Theta(1)$ cache. However, we notice that the array is only potentially overwritten outside of the loop nest, and we could have instead chosen to simply cache the total size of the memory used ($\Theta(M)$) as in Figure 5(c). This cache optimization detects scenarios where it is legal and profitable to cache loads from a parent loop nest, thereby reducing the total cache.

Equivalent Load Cache. Similar to how the loop-invariant cache optimization remedies issues where LICM may not optimize the initial code to reduce the cache, we also present a cache-variant common sub-expression elimination. Consider two loops that both load from an array. Because the loops are not fused, these loads cannot be deduplicated by common sub-expression elimination. Consequently, Enzyme would have to create two separate caches. However, since both of these load from the same memory without a potential write in between, we can instead cache the array once and use it during the reverse pass in both places.

Cache Forwarding. GPU programs commonly use shared memory as a cache for global memory when it may be used by many threads. This is highly beneficial because accesses from shared memory are much faster than loads from global memory. If that shared memory is overwritten, however, it may need to be cached for the reverse pass. The original global memory it is derived from, however, may not have been overwritten. In this case, instead of allocating a cache to preserve the overwritten values in shared memory, we can simply reload the underlying memory the shared memory is acting as a cache for, preventing an unnecessary allocation of global memory for the cache. An additional though yet unimplemented extension to this optimization is to reuse the faster shared memory as a cache for the reverse pass rather than having to load from the slower global memory.

PHI Unwrapping. In addition to load and call instructions that may not be recomputable, Enzyme may also have to cache PHI instructions. PHI instructions occur when the current basic block has multiple potential predecessors. The PHI instruction forwards a value from the actual predecessor that just branched to the current block, preventing recomputation and requiring caching.

This optimization aims to compute an equivalent value to the PHI by determining a condition $C$ that determines the actual predecessor of the basic block. The PHI node can then be recomputed by recomputing the condition $C$ and selecting the corresponding value the PHI node would have when coming from the predecessor corresponding to $C$. Computing $C$ can be done by traversing the function’s control-flow graph and attempting to identify a chain of conditions to branch instructions that lead to the PHI node from a given predecessor. This cannot always be done at compile-time but
nevertheless allows Enzyme to avoid caching many PHI instructions in unnecessary allocations.

**Allocation Optimizations.** Enzyme performs most cache allocations on the heap, backed by global memory. By running the heap-to-stack optimization pass, we can lower a heap allocation into a stack allocation and subsequently open the possibility of promoting the stack allocation to individual registers. Additionally, Enzyme may make several separate allocations for different instruction caches. A function call (such as a call to malloc or free) is expensive on the GPU. We provide a further optimization that coalesces several individual allocations into a larger allocation, thereby reducing the overhead of allocating cache memory.

**Recompute versus Cache Heuristics.** When Enzyme deduces that a value \( V \) is required in the reverse pass, Enzyme explicitly caches all loads, calls, and PHI instructions necessary to compute \( V \). We extend Enzyme with a heuristic to instead directly cache the value being recomputed, rather than the loads necessary to recompute it, if we predict that this will result in a smaller amount of cached memory as shown in Figure 6. We also extend this heuristic to find the minimal set of values to cache by determining a minimum branch cut between values that must be cached and instructions that require values from the forward pass. In general, solving for the optimal cache size is difficult to do at compile time because many relevant parameters such as loop bounds may not be known.

**Loop Bound Calculation.** Enzyme frequently computes the bounds of loops, for example, to determine the size of cache space allocations or to index into the cache. Enzyme piggybacks on top of LLVM’s existing scalar evolution analysis to attempt to statically deduce the size of loops. This allows Enzyme to allocate the required cache memory in advance. However, not all loops have statically known bounds. For these dynamically sized loops, Enzyme must continuously reallocate the cache inside the loop to ensure sufficient memory exists to contain the values from all iterations. When the total number of iterations is not statically analyzable, Enzyme adds a variable to cache the count for use in index computations.

Consequently, it is desirable for Enzyme to statically deduce the bounds of loops. However, LLVM’s analysis passes must be conservative and account for behavior like potential integer wraparound, causing hard-to-analyze bounds on seemingly simple loops. Enzyme extends LLVM’s scalar evolution to take advantage of a key fact: if one is indeed evaluating code in the reverse pass, none of the forward-pass loops could have been infinite loops. When computing bounds for cache sizes, we can consequently add the extra fact that the loop is not infinite, allowing Enzyme to statically compute bounds of additional loops.

**Register Locality.** In contrast to virtual instruction sets like LLVM, physical architectures have a fixed set of registers available for computation. To map a computation onto a physical instruction set such as that used by a GPU, one must perform register allocation to map the virtual registers used by LLVM to a fixed set of physical registers. When there are insufficient registers available to represent all virtual registers, the compiler must spill the instruction into a stack allocation (which on NVIDIA GPUs spills to the L1 cache and subsequently global memory). Therefore, it is crucial for Enzyme to maximize the locality of virtual register uses to avoid spilling. By default, Enzyme reuses a value from the forward pass if it dominates its potential use in the reverse pass, because it will always be available without an explicit allocation. This scheme is problematic for the GPU, however, because it may increase the lifetime of registers, leading to spilling and increased global memory use.

To remedy this situation, Enzyme will choose to recompute loads from shared memory if there is register pressure. While a load from shared memory is certainly slower than reusing a register, it is still faster than a load from global memory in a potential spill.

**Inlining.** Choosing to inline or call a function can have substantial performance implications. Inlining a function may be beneficial because it may allow Enzyme to combine loads or otherwise reduce redundant cache allocations through the loop-invariant cache or equivalent load cache optimizations. On the other hand, by calling a function rather than inlining it, Enzyme will explicitly recompute data structures generated by the function being called in the reverse pass. This action can increase register locality and may require fewer instructions to recompute PHI nodes since there are fewer potential predecessors.

### 6 EVALUATION

We evaluate our approach on five established GPU-based HPC proxy applications:

- CUDA-based RSBench [55] and XSBench [56], two implementations of Monte Carlo neutron transport algorithms
- An extended version of the CUDA lattice-Boltzmann method (LBM) solver from the Parboil benchmark suite [54], with applications in computational fluid dynamics

<table>
<thead>
<tr>
<th>(a)</th>
<th>(b)</th>
<th>(c)</th>
</tr>
</thead>
<tbody>
<tr>
<td>use(x[0] + y[0]); overwrite(x, y);</td>
<td>double x_cache = x[0]; double y_cache = y[0]; use(x[0] + y[0]); overwrite(x, y);</td>
<td>double sum_cache = x[0] + y[0]; use(x[0] + y[0]); overwrite(x, y);</td>
</tr>
<tr>
<td></td>
<td>diffe_overwrite(x, y); diffe_use(x_cache[i] + y_cache[i]);</td>
<td>diffe_overwrite(x, y); diffe_use(sum_cache);</td>
</tr>
</tbody>
</table>

Figure 6: (a) A sample program that loads two variables \( x \) and \( y \) and then perform some computation with the result. These variables are subsequently overwritten and thus would require caching to be available in the reverse pass. A naive cache algorithm would produce the code in (b) in which both overwritten memory locations \( x \) and \( y \) are cached. As shown in (c), one could instead cache the sum since neither \( x \) nor \( y \) is individually necessary to compute the gradient.
Figure 7: AD overhead of the benchmark applications, as compared with a single evaluation of the forward pass. An overhead of N can be read as saying that collecting the gradients of all inputs (as well as running the original code) is equivalent to running the original code N times.

- CUDA-based Livermore Unstructured Lagrangian Explicit Shock Hydrodynamics (LULESH) code [36], a proxy application for computational fluid dynamics solvers
- A discontinuous-Galerkin (DG) volume integral kernel used as a proxy in the pure Julia [8] climate code ClimateMachine.jl [52] and implemented for both CUDA and AMD GPUs

### 6.1 Setup

For each application, we time just the evaluation of the code being differentiated, excluding time taken for device memory initialization and transfer or other calling code. For CUDA kernels, we explicitly increase the size of the device heap to 1 GB. RSBench, XSBench, and the CUDA.jl version of DG were evaluated on an NVIDIA 2080 Super. LBM was evaluated on an NVIDIA V100. LULESH was evaluated on an NVIDIA RTX A6000. The AMDGPU.jl version of DG was evaluated on an AMD Vega 64. Benchmarks were tested with LLVM main at commit 8bad25954b8acb53731c4aa73e9a7f4f98263030, Julia 1.6, and Enzyme at commit 3b75831a8cb0. The benchmark suite is available at [https://github.com/lcw/Heptapus.jl](https://github.com/lcw/Heptapus.jl).

All benchmarks were evaluated a minimum of five times, taking the geometric mean as the final result. For each benchmark we evaluated the original kernel and the combined forward/reverse pass generated by Enzyme (Figure 7); the combined forward and reverse pass with various optimizations described in Section 5 (backward); the compile times of the benchmarks (Figure 14); and the scalability of the gradients compared to the original code (Figures 11 and 12).

With the exception of the LBM benchmark (see below), modifying a benchmark to enable differentiation simply required allocating and initializing shadow arrays (to store the output gradients), and creating a kernel which calls `__enzyme_autodiff` on the kernel to be differentiated, as demonstrated in Figure 4.

```
void kern(float* src, float* dst) {
    streamCollide(...); /*(src, dst);*/ 
}
void lbm(int nTimeSteps, float src, float dst) {
    for (unsigned int i=0; i<nTimeSteps; i++) {
        kern(src, dst);
        kern(dst, src);
    }
}
```

Figure 8: Simplified version of the computation within LBM. The `kern` function calls a GPU kernel that iterates the simulation one timestep forward in time, storing the result in `dst`. The `lbm` CPU function calls the GPU kernel until all iterations have completed. The iteration must happen outside the kernel to ensure that all threads from one timestep have completed prior to performing another timestep.

The correctness of the generated gradients was verified by comparing with numeric differentiation. Since our benchmarks have too many parameters to use numeric differentiation effectively, only a few inputs per benchmarks were tested.

### 6.2 Benchmark Descriptions

**RSBench and XSBench.** RSBench and XSBench are U.S. Department of Energy proxy applications that represent the core computation of Monte Carlo simulations within particle transport algorithms such as in OpenMC [49]. The majority of the runtime of XSBench is spent in memory operations with a semi-random access pattern. By calculating neutron cross-sections with the multipole method, RSBench trades off several magnitudes of memory in exchange for a significant amount of computation to unpack the data. Together, RSBench and XSBench allow us to differentiate both compute-bound and memory-bound applications, respectively.

**Lattice Boltzmann Method (LBM).** LBM is a particle-based fluid dynamics simulation method. It works by modeling fluid density on a lattice (grid) and in each time step performing a streaming step (allowing fluid to flow into adjacent grid cells) and a collision step (which models the interaction of fluids flowing into a particular cell from neighboring cells). This so-called stream-collide sequence is responsible for the majority of the computational cost of typical LBM solvers and is implemented in the CUDA version of Parboil LBM in a method called `performStreamCollide` kernel. CPU driver code calls this kernel in a loop to advance the simulation by several timesteps, as shown in Figure 8.

Unlike the other benchmarks tested, where the entire function being differentiated was on the GPU, differentiating LBM requires the differentiation of heterogeneous programs. Since LLVM does not yet support modules which contain both CPU and GPU code, we perform differentiation in two steps. First, we use Enzyme to generate an augmented forward and reverse pass for the GPU kernel. The forward pass is equivalent to the original function, saving any data that is required for the reverse pass and may be overwritten. The forward and reverse pass of the GPU kernels can then be imported into the CPU code by using Enzyme’s support for...
custom derivatives. The heterogeneous AD setup is demonstrated in Figure 9. Note that while we demonstrate this shim layer for clarity, in practice this can be simplified for end users through the use of advanced compiler transformations or macros.

**LULESH.** LULESH [36] is an unstructured explicit shock hydrodynamics solver, which was initially introduced as a proxy application for computational fluid dynamics on high-performance computing systems and has since been employed as a proxy application for complex fluid dynamics codes. LULESH emulates complex hydrodynamic solvers by splitting the computational domain into volumetric elements on an unstructured mesh. This allows LULESH to mimic the complex data movement characteristics of unstructured data structures. All measurements were analyzed with NVIDIA NSight Compute to discern the individual measurements of the gradient ApplyMaterialPropertiesAndUpdateVolume kernel from the general application runtime.

**Discontinuous Galerkin (DG).** The discontinuous-Galerkin volume integral[3] kernel is part of a fluid dynamics simulation model. It is written in Julia, and we use CUDA.jl [7] and AMDGPU.jl [51] in combination with Enzyme.jl [41] to synthesize and execute the kernel and its derivative. The code features GPU-specific features, such as shared memory, and is memory bound. We modified the original code to use noncoherent memory loads in the case of CUDA.jl and constant memory loads in the case of AMDGPU.jl.

### 6.3 Results

The original Enzyme paper [41] demonstrated that by embedding AD within the compiler, one can perform AD after optimization which is on average 4.2× faster than AD before optimization. Since prior tools perform AD at a source level, they must perform AD prior to any compiler optimizations. Although there exist no tools that we can compare against that perform reverse-mode AD on GPU kernels, we attempted to perform a similar ablation analysis here to see what a tool not implemented within a compiler might be able to achieve, if one were to be written. Without applying standard LLVM optimizations prior to AD, RSBench and XSBench take an indefinite amount of time to run. LULESH has an overhead of 2979.1× without preprocessing optimizations. LBM is able to be differentiated without preprocessing optimizations for two iterations, but exhausts GPU memory on anything larger (scaling tests use 50-600 iterations). In order to legalize Julia code for the GPU (such as the ROCm and CUDA DG codes), it is necessary to run the LLVM optimization pipeline, along with Julia’s custom optimization passes. We therefore conclude that the ability to run optimizations alongside AD is in fact a precondition of successful reverse-mode AD of general GPU programs.

Overall, the combined forward and gradient generated by Enzyme have a reasonable overhead when compared with that of the forward pass (Figure 7). RSBench and XSBench have a 3 – 4× overhead due to the need to cache intermediate computations from the forward pass. Similarly, LBM must cache the current state variables every iteration leading to an overhead of 6.5×. The kernel evaluated in LULESH does not need to cache additional values, and as a result the 2.01× overhead is spent performing the corresponding gradient computations. The DG benchmark has a 5.4× overhead when run on AMD, primarily from the additional computation, whereas it has a 18× overhead on CUDA as it quickly exhausts the amount of available registers and the CUDA assembler decides to spill a large number of registers into global memory.

**AD and GPU-Specific Optimizations.** To evaluate the effectiveness of the optimizations described in Section 5, we evaluated all benchmarks with several AD and GPU-specific optimizations being successively disabled. Not all benchmarks benefit from the same optimizations, and the order in which compiler optimizations are applied can dramatically impact performance [33]. For each

```python
// CPU Code
void aug_kern(float* src, float* dsrc, float* dst, float* ddst) {
    void* tape = Allocator.allocate(...);
    aug_streamCollide<<<...>>>(src, dsrc, dst, ddst, tape);
}

void grad_kern(float* src, float* dsrc, float* dst, float* ddst, void* tape) {
    grad_streamCollide<<<...>>>(src, dsrc, dst, ddst, tape);
    Allocator.free(tape);
}

__attribute__((enzyme(aug_kern, grad_kern)))
void kern(float* src, float* dst);

void grad_lbm(int nTimeSteps, float* src, float* dsrc, float* dst, float* ddst) {
    __enzyme_autodiff(lbm, nTimeSteps, src, dsrc, dst, ddst);
}

// GPU Code
__global__
void aug_streamCollide(float* src, float* dsrc, float* dst, float* ddst, void** tape) {
    size_t idx = threadIdx.x + ...;
    tape[idx] = __enzyme_augmentfwd(streamCollide, src, dsrc, dst, ddst);
}

__global__
void grad_streamCollide(float* src, float* dsrc, float* dst, float* ddst, void** tape) {
    size_t idx = threadIdx.x + ...;
    __enzyme_reverse(streamCollide, src, dsrc, dst, ddst, tape[idx]);
}
```

Figure 9: Differentiation of the combined CPU+GPU computation in LBM. The code in (a) represents host code, which differentiates the overall function `lbm`, defined in Figure 8. The `kern` function is annotated with custom forward and reverse passes `aug_kern` and `grad_kern`. These functions allocate a tape and call the `aug_streamCollide` and `grad_streamCollide` kernels, which are generated by Enzyme in (b).

benchmark, we visualize a path through the exponentially large optimization space that attempts to enable each optimization when it will have the largest impact on performance. The results of this analysis are shown in Figure 10. An end user trying to maximize their performance wouldn’t explore all optimization combinations/paths, instead simply enabling all optimizations. As disabling optimizations quickly blows up the runtime of the program, the ablation analysis of benchmarks was run at a smaller test size to ensure the computation completed in a reasonable time where necessary.

For the ROCm DG kernel, an unrolling optimization was necessary to allow Enzyme to create the gradient without caching any additional values. Without unrolling, the GPU was unable to allocate sufficient device memory to succeed.

For the CUDA DG kernel, simply applying the standard Julia+LLVM optimization pipeline enabled the gradient to run, though at a 1378.3× overhead. Running an optimization that coalesced multiple allocations into a single malloc call reduced this runtime to 116.6×. Like in the ROCm case, applying unrolling eliminates any need to cache values, reducing the overhead to 17.8×.

For ablation analysis, we ran the LBM kernel for 150 iterations. The use of an efficient CPU to GPU calling convention for caching values was necessary for the gradient to run on a problem of this size. Applying the improved recompute vs cache heuristic allowed Enzyme to detect that it could cache a double which representing a sum, rather than the individual of overwritten values. This analysis reduced the size of the cache from 2979.1× to 25.9×. Finally, using a LIFO allocator rather than cudaMalloc to allocate cache memory brought the AD overhead down to 1.63×.

For LULESH, applying the improved recompute vs cache heuristic allowed Enzyme to avoid analogous branches in the reverse pass. A cache LICM and equivalent load cache optimizations reduced the overhead by 3×. Performing PHI restructuring reduces the overhead to 9.5×. Passing the mode of simulation through a C++ template eliminates code generation of helper routines from different simulation modes and reduces the overhead to 3.2×. This leads to fewer branches in the forward pass and allows Enzyme to avoid analogous branches in the reverse pass.

**Scalability.** We compare the scalability of our approach in two ways. First, we consider applications where increasing the problem size increases the number of threads, while maintaining constant work per thread. We plot the overhead as a function of problem size for DG and LULESH, XSBench, and RSbench in Figure 11. DG on CUDA, LULESH, XSBench, and RSbench maintain a constant overhead as the problem size increases. DG on AMD’s overhead increases at the start but quickly asymptotes. When the problem size is increased in the LBM benchmark, the amount of work and number of kernel calls increase without increasing the number of threads. As demonstrated by Figure 12, the overhead quickly asymptotes as the additional setup required by Enzyme gets amortized across a larger number of iterations.

**LULESH Case Study.** Automatic differentiation of LULESH’s compute kernels is a prime example of the importance of running optimizations prior to reverse-mode automatic differentiation on GPUs. While the generated gradient has a 2979.1× overhead without any LLVM optimizations prior to AD, this is reduced to 2.4× by simply running LLVM’s standard optimization pipeline. This does not require deep changes to LULESH or manual tuning. Using all the optimizations described in Section 5 resulted in a reduction of the AD overhead to ~ 2.01×. Because of the effectiveness of

---

**Figure 10:** Overhead of selectively disabling AD and GPU-specific optimizations described in Section 5. OOM indicates running out of memory or an indefinite runtime. Each dot represents the overhead of AD compared to the forward pass alone.
the optimizations and low overhead, we looked at the memory access patterns in depth to understand the impact Enzyme and its optimizations had on the memory system of the GPU.

In Figure 13, we analyze the memory characteristics of the Apply-MaterialPropertiesAndUpdateVolume kernel, using NVIDIA’s NSight-Compute analyzer. We use the memory workload analysis as a guide to evaluate the performance of the synthesized gradient kernel and judge whether there are potentially missed optimizations, or common access patterns within the gradient kernel. For this kernel, the profile shows that there is an ∼ 50% increase in memory traffic when performing gradient calculations. If excessive caching or register spilling occurred, we would have seen an increase in Local memory traffic. This performance report is typical of an efficient gradient kernel, which is reflected in the low AD overhead of 2.01×.

**Discontinuous Galerkin (DG) Case Study.** We evaluated the DG kernel on both AMD and NVIDIA GPUs. The NVIDIA variant shows an overhead of 18× versus an overhead of 5.4× for the AMD variant. Performance analysis of the NVIDIA implementation unveiled two bottlenecks in the gradient kernel. The first bottleneck was caused by a large number of values reused from the forward pass. This created excessive register spilling and correspondingly increased global memory traffic. Second, some atomic increment operations on shared memory were heavily contended. Surprisingly, the AMD implementation performs much better. We hypothesize that AMD is faster because the AMDGPU LLVM backend directly optimizes for the target architecture and can perform optimizations such as target register allocation. In contrast, the NVIDIA LLVM backend targets NVIDIA’s virtual instruction set architecture NVPTX and leaves register allocation to ptxas.

Enzyme allows the user to specify whether the gradient should be calculated with respect to an argument. We used the DG kernel to verify that applying Enzyme with all arguments set to be constant (not differentiated), would not incur any overhead.

**Compile Time.** We compare the time spent to compile kernels with and without the gradient generated by Enzyme. In practice, when running large simulations the compile time is negligible compared with the runtime. Nevertheless, it is useful to verify that also compiling the derivatives does not substantially change the program’s overall compile time. For the four C/C++ benchmarks (LBM, LULESH, RSBench, and XSBench), we measured just the compile time of the file that contained the kernel being differentiated. This is then compared with compiling the same source file, but also generating all the requisite derivative information. This involves creating additional functions, running a second round of optimizations, and running the backend code generator for the additional kernel(s). For codes that just compile the combined forward and reverse passes (LULESH, RSBench, and XSBench), we would expect a ∼ 3× overhead as in addition to the original kernel, there is now a second kernel which is twice the size (containing the forward and reverse pass). For codes in which a forward and reverse pass are requested separately, we would expect a ∼ 4× overhead to account for the additional augmented forward pass, and the split reverse pass (which contains its own forward and reverse pass). These compile times are all within expectation.

The two Julia codes must be analyzed separately. As Julia is a JIT, Enzyme.jl works by running its own additional compilation within Julia’s runtime and performing foreign function calls into Enzyme loaded as a dynamic library. As a result, a direct comparison is not meaningful. Nevertheless we demonstrate that the “forward” time,
taken to compile the original kernel, is comparable with the “AD” time to perform a foreign function call to $\text{libEnzyme.so}$, which generates the derivative runtime function.

7 CONCLUSION

By extending Enzyme, an AD tool for LLVM, we have created the first AD tool capable of generating gradients of GPU kernels without rewriting entire applications with a differentiable DSL. Reverse-mode differentiation of GPU kernels adds several challenges including potential data races caused by the GPU’s parallelism and the GPU’s complex performance characteristics. We demonstrate an algorithm for differentiating GPU-based parallel control flow and other intrinsics that ensures the correctness of the resultant gradients. To maximize performance of the generated gradients, we introduce several novel AD and GPU-specific optimizations. Through various ablation analyses, we show how without these optimizations reverse-mode GPU AD is intractable in practice. We demonstrate reasonable performance and scalability on several applications relevant to the HPC community.

There exist several avenues for future work. Many of the optimizations described in Section 5, especially those involving caching, could make better use of shared memory, when available. For example, with rare exception, Enzyme currently maintains the GPU schedule described in the forward pass for use in the reverse. One could imagine allowing Enzyme to reschedule a kernel in such a way that minimizes potential races and therefore allows better performance. Moreover, Enzyme currently identifies constant shared-memory indices as the only scenarios where it can perform a reduction rather than falling back to an atomic increment. Extending Enzyme to more aggressively identify locations where it can perform a reduction rather than atoms can result in additional performance boosts, especially in kernels that, like the DG kernel, make heavy use of shared memory (see Section 6.3). Extending Enzyme to support Forward and Mixed-Mode [7] AD may provide potential performance boosts by allowing Enzyme to choose the differentiation algorithm expected to perform fastest for a particular workload. Moreover, support for parallelism demonstrated here in the context of GPUs can be extended to support both CPU parallelism and distributed frameworks such as MPI to allow Enzyme to efficiently differentiate a wider variety of HPC applications.

ACKNOWLEDGMENTS

Many thanks to Paul Hovland (ANL) for plenty of thoughtful suggestions on automatic differentiation. The authors would like to thank Lilly Chin (MIT) for their help in performing numerous hardware upgrades, without which this work would not have been possible.

William S. Moses was supported in part by a DOE Computational Sciences Graduate Fellowship DE-SC0019323. Valentin Churavy was supported in part by the Defense Advanced Research Projects Agency (DARPA) under Agreement No. HR0011-20-9-0016, and in part by NSF Grant OAC-1835443. Ludger Paehler was supported in part by the German Research Council (DFG) under grant agreement No. 326472365. This research was supported in part by Los Alamos National Laboratories grant 531711; in part by the Applied Mathematics activity within the U.S. Department of Energy, Office of Science, Advanced Scientific Computing Research Program, under contract number DE-AC02-06CH11357; in part by the Exascale Computing Project (17-SC-20-SC), a collaborative effort of two U.S. Department of Energy organizations (Office of Science and the National Nuclear Security Administration) responsible for the planning and preparation of a capable exascale ecosystem, including software, applications, hardware, advanced system engineering, and early testbed platforms, in support of the nation’s exascale computing imperative; and in part by the United States Air Force Research Laboratory and the United States Air Force Artificial Intelligence Accelerator and was accomplished under Cooperative Agreement Number FA8750-19-2-1000. The views and conclusions contained in this document are those of the authors and should not be interpreted as representing the official policies, either expressed or implied, of the United States Air Force or the U.S. Government. The U.S. Government is authorized to reproduce and distribute reprints for Government purposes notwithstanding any copyright notation herein. We gratefully acknowledge the computing resources provided and operated by the Joint Laboratory for System Evaluation (JLSE) at Argonne National Laboratory.


A ARTIFACT DESCRIPTION/ARTIFACT EVALUATION

Our paper explored how reverse-mode automatic differentiation could be performed on existing GPU kernels by extending the Enzyme automatic differentiation engine for LLVM. The paper demonstrates how various novel optimization passes and differentiation rules for GPU instructions allow for correct and efficient evaluations of the gradient.

The paper evaluated 6 benchmarks: XSbench (CUDA), RSBench (CUDA), Parboil LBM (CUDA), LULESH (CUDA), DG (CUDA), and DG (AMD). Of these benchmarks, the AMD and CUDA DG codes are Julia-based where as the remainder are C++/CUDA. All benchmarks are available on Github https://github.com/wsmoses/Enzyme-GPU-Tests at commit d4daa8c053731cda4a7e9a7f4f98263030. With a DOI of 10.5281/zenodo.5147573. Evaluation of these benchmarks allowed the paper to demonstrate the efficiency of the generated gradients in comparison to the original code, the impact of the novel optimizations, the scalability of the generated gradients, and the correctness of the tool.

To run the benchmarks used in the paper, we first need to build the LLVM compiler toolchain before we can subsequently link the compiler plugin of Enzyme against our built LLVM version. For our compiler toolchain we used LLVM 13 (main) at commit 8dab25954b0ac53731c44a7e9a7f4f98263030. To install LLVM, please follow the following steps:

```bash
$ cd ~
$ git clone https://github.com/llvm/llvm-project
$ cd llvm-project
$ git clone https://github.com/llvm/llvm-project
$ cd ~
$ git checkout 8dab25954b0ac53731c44a7e9a7f4f98263030
$ mdkir build && cd build
$ cmake .. -DLLVM_ENABLE_PROJECTS="clang" -DLLVM_TARGETS_TO_BUILD="X86;NVPTX" -DCMAKE_BUILD_TYPE=Release -G Ninja
$ ninja # This may take a while
# clang is now available
# in ~/llvm-project/build/bin/clang
```

We now must build an Enzyme based off of our chosen LLVM version. We use Enzyme at commit ec75831a8c0b170090c36.3

```bash
$ cd ~
$ git clone https://github.com/wsmoses/Enzyme
$ cd Enzyme/enzyme
$ git checkout ec75831a8c0b170090c366f8da6e3z288
$ mdkir build && cd build
$ cmake .. -Dllvm_DIR=/path/to/llvm/build/ -Dllvm_PROJECTS="clang" -DCMAKE_BUILD_TYPE=Release -G Ninja
$ ninja # ClangEnzyme-13.so will now be available in ~/Enzyme/enzyme/build/ClangEnzyme-13.so
```

Some of the C++ benchmarks require a custom CUDA libdevice (the implementation of various CUDA intrinsics). This is to remedy an issue within LLVM that prevents common math functions from being identified as LLVM intrinsics (this is being worked on upstream). For the default CUDA installation, libdevice can be found at /usr/local/cuda/nvvm/libdevice.10.bc. The following code snippet describes how to replace a libdevice file, assuming you are using CUDA 11.2. The instructions are similar for a different CUDA installation, with the path changed accordingly. Note that you may need to be root to perform the change, and that you should always make a backup of your previous libdevice.

```bash
# Save a copy of your current libdevice
$ sudo cp /usr/local/cuda-11.2/nvvm/libdevice/libdevice.10.bc /usr/local/cuda-11.2/nvvm/libdevice/libdevice.10.bc
```

We have created Python3 scripts to ease setting up and running our experiments. They will attempt to deduce appropriate paths given the following environmental variables. In the event that there is an issue, you likely may need to change bench.py or the Makefile for the test as appropriate. All of the bench.py benchmarking scripts follow the same structure.

```bash
# The index of the CUDA GPU desired
$ export DEVICE=1
# The path to the CUDA installation
$ export CUDA_PATH=/usr/local/cuda-11.2
# The path to the Clang++ binary we built above
$ export CLANG_PATH=/path/to/llvm/build/bin/clang++
# The path to the Clang++ program we built above
$ export ENZYME_PATH=/path/to/Enzyme/enzyme/build/Enzyme/ClangEnzyme-13.so
```

Let’s now clone the benchmark suite.

```bash
$ git clone https://github.com/wsmoses/Enzyme-GPU-Tests
```

The benchmark suite folder breaks down into the following structure:

- **DG**, a Discontinuous Galerkin benchmark (CUDA & ROCm in Julia)
- **LBM**, a Lattice Boltzmann benchmark (CUDA in C++)
- **LULESH**, a Lagrangian Hydrodynamics benchmark (CUDA in C++)
- **RSBench**, a Monte Carlo Particle Transport benchmark (CUDA in C++)
- **XSbench**, a Monte Carlo Particle Transport benchmark (CUDA in C++)

We can now enter one of the 4 C++ test directories (XSbench, RSBench, LBM, LULESH) and run the corresponding benchmark.

```bash
$ cd Enzyme-GPU-Tests/LBM
$ python3 bench.py
```

The bench.py script will run first an ablation analysis that enables or disables differentiation, along with several optimizations. The result of these tests will be the execution time of the gradient and/or original kernel. The script will then run by scaling tests for both the gradient and original kernel by evaluating on increasing problem sizes. Some benchmarks (XSbench, LBM, LULESH, DG (CUDA)) will end by printing out the derivative as computed by both numeric differentiation and Enzyme. These will include "VERIFY"eyes as part of the run line. All other run lines will contain the execution time of that benchmark. Be aware that LULESH’s ablation analysis includes benchmarks configurations, which do not perform compiler optimizations and are hence significantly slower than the other benchmarks.

XSbench and RSBench require the libdevice found in Enzyme-GPU-Tests/libdevice1, and were run using CUDA 11.2 on an NVIDIA 2080 Super.
LBM uses the packaged libdevice from NVIDIA and was run using CUDA 11.3 on an NVIDIA V100.

LULESH uses the libdevice found in Enzyme-GPU-Tests/libdevice2 and was run using CUDA 11.2 on an NVIDIA A6000. The LULESH benchmark suite furthermore relies on NVIDIA's N-Sight compute utility (NCU). NCU has known issues with access to the GPU Performance counters, which you will need to benchmark the gradient kernel of LULESH. If you should run into this issue please have a look at the following documentation to remedy it https://developer.nvidia.com/nvidia-development-tools-solutions-err-nvgpuctrperm-nvprof.

Odd performance results or a compiler error is a potential indicator of using an incorrect libdevice.

For example, when compiling one of the ablation tests of RS-Bench without the correct libdevice, one may see the following error when running bench.py:

cannot handle (augmented) unknown intrinsic
%5 = tail call i32 @llvm.nvvm.d2i.hi(double %0) #21
error in backend: (augmented) unknown intrinsic
clang-13: error

The two DG tests were run using Julia 1.6. Julia at this version must be found in your path before being able to run the Julia tests. To obtain a working Julia installation see https://julialang.org/downloads/ and follow the provided installation instructions.

DG (CUDA) was run with the libdevice found in Enzyme-GPU-Tests/libdevice1 on CUDA 11.2 by an NVIDIA 2080 Super.

DG (AMD) was run on an AMD Vega 64.

We have provided a similar bench.py script for DG. While printed in a different format (CSV-style), it contains the same information about runtimes for both ablation and scaling as the C++ CUDA tests (DG AMD does not have an ablation analysis as it does not run without all optimizations applied).

```bash
$ cd Enzyme-GPU-Tests/DG/cuda
$ python3 bench.py
```

Note that the numeric verification may come earlier in the script's output, and should look something like this:

```
# Enzyme derivative as the first element of tuple
# followed by numeric approximation on the right
(d0.dval[1], (o2 - o1) / 0.0001) =
(-1.105959f0, [-1.10626220703125])
```

The forward pass alone in the CSV-style output are denoted as the 'primal' rows, whereas the derivative runtimes are marked as 'all_dub'.

The DG tests may require additional setup. For example, you see an output like below (note that this may also occur if you try to run DG (AMD) on a system without the relevant AMD libraries available).

```
Warning: HSA runtime has not been built, \nruntime functionality will be unavailable.
Please run Pkg.build("AMDGPU") and reload AMDGPU.
```

You may then need to explicitly run various setup routines within Julia's package manager. To fix the Julia setup for the test, perform the following to enter an interactive shell.

```
$ cd Enzyme-GPU-Tests/DG/rocm
$ julia --project=.
```

```
julia> using Pkg; Pkg.build("AMDGPU")
```